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INTRODUCTION
An analog and mixed-signal circuit (AMS) is an integrated circuit which encompasses digital and analog circuits on a single chip. Its design is crucial for embedded system designs and microprocessors. AMS circuits can be found as fully functional units or sub-functions of a larger assembly. Pertaining to the ubiquity of embedded systems and microprocessors, it is extremely crucial that the AMS circuits adhere to design specifications.
Verification is a process to validate the performance of the system in accordance with desired design specifications. At present, digital circuits have well-developed and explored verification tools and techniques available. Although the Computer Aided Design (CAD) tools for analog circuits have developed significantly in recent years, the verification process, for the most part, has remained limited to series of simulations to estimate noise and variation metrics. The process still relies solely on the experience of the design engineer for the exhaustiveness of simulations. Moreover, due to being labor intensive with little automation, circuit simulations take a significantly longer time than its digital counterparts [1] .
Contemporary methods for AMS verification can be broadly divided as functional and formal verification.
Functional verification focuses on simulation-based techniques to verify the system response. In [2] , a stimuli generation algorithm is developed to simulate different conditions on a discretized state space model. A graph structure is generated as a discretized state space model where each state is represented by a vertex. All the vertices eventually converge to the DC operating points on the graph. The stimuli generation algorithm traverses on the graph to reach all the vertices in optimal number of transitions.
Formal verification techniques take into consideration, all the possible input and state variable conditions and generate a state space for the system. Since it inherently considers the entire range of values for input and state variables, proofs given by the formal verification techniques hold true for the complete state space [3] .
Model checking method, a formal verification technique is well suited for testing dynamic properties of the AMS system. A circuit model is used to check if a certain state is reachable in the complete state space of the system. The property to be checked and the state space of the model are both mathematically formulated and state space exploration is achieved by reachability analysis [4] [5] .
In this paper, two approaches with a similar flow are studied for AMS circuit verification as shown in figure 1. In the first approach, stable DC operating points are determined and the transistor-level circuit behavior is inspected. To overcome complex nonlinear equations of certain modern transistors, this approach has an intermediate stage to apply SAT solver to simple bound models before computing final solution, which includes accurate BSIM model information. The approach is then tested on an example circuit to demonstrate the results. Second approach iteratively calculates the next reachable space starting from the initial range of the state space. For a large AMS circuit, it is required to consider a conservative bounded behavioral model considering parameter variations and modeling errors. An SAT solver is applied to the model to check conservative dynamic properties. The functionality is then demonstrated using an example circuit.
II. DISCRETE MODEL GENERATION
In order to achieve successful verification, discretized model generation method can be seen as a bottleneck problem. Modeling the correct behavior is extremely necessary for AMS verification. A lot of work has been done to ensure accuracy of the models and gotten impressive results [6] .
The discrete model generation technique used in this work is largely motivated by [7] . Discrete state space graphical representation has been proven to be an accurate way to capture the behavior of AMS circuits. Figure 2 shows the sequential process of obtaining the discrete state space for the AMS design. Differential Algebraic Equations (DAE) of a system can be obtained from model behavior or netlist using Modular Node Analysis (MNA). First, node reference, which is usually ground, in assumed to be node 0 and rest of the nodes are numbered consecutively. Then their voltage/current characteristics and Kirchhoff's laws are used to develop a system of equal numbers of unknowns and equations.
Once the DAE system is obtained, it needs to be modified prior to further processing. The DAE system index is directly proportional to the numerical complexity of the system. The higher the index, the more difficult it is to solve the DAE system. This work uses topological index reduction technique to bring down the number of indices to one. The importance of index reduction and details of the technique are described in [8] .
Apart from index minimization, it is also important to remove singularity in MNA equations to avoid mathematical errors while solving the DAE system, as matrix inverse calculations are often involved. This is done with an additional step to eliminate excess variables and systematically obtaining nonsingular DAE system as described in [9] . Once the conditioned DAE system is obtained, a state space representation can be achieved by solving the equations. For this work, Differential Algebraic system solver (DASSL) code has been used to solve AMS DAE systems. DASSL approximates the derivative using Backward Differential Formula (BDF).
Step size is chosen at every step according to the local measurement of integration error. If the integration error exceeds a threshold, the step size is reduced.
Having variable step size increases overhead, as DASSL uses a stepsize variable to implement BDF formulas and advance the solution for each successor step. To simplify this issue, the continuous state space can be divided in sub-parts having homogenous tendencies. The step size within each subpart is kept constant. This way, any point in a state space can be traced to its successor location through local stepsize control [10] .
III. SATISFIABILITY SOLVER ALGORITHM
Satisfiability (SAT) solver checks for an interpretation that satisfies a given property. If there exists an interpretation, then it is considered a satisfiable assignment, else an unsatisfiable assignment. For example, for an SR flip-flop, = (S and R) is an unsatisfiable condition because both S and R cannot be assigned a HIGH value simultaneously. However, = (S and ¬R) is satisfiable as {S = 1, R = 0} is a valid interpretation.
A. DPLL Algorithm
The Davis-Putnam-Logemann-Loveland (DPLL) algorithm is a foundation of majority of contemporary SAT solvers. The ultimate aim of the algorithm is to either provide a satisfiable interpretation or prove that the assignment is unsatisfiable [11] . If satisfiable, then it returns assignment to a given problem , which is specified in conjunctive normal form (CNF). CNF in Boolean domain is similar to product of sums in circuits' perspective. Figure 3 outlines the DPLL algorithm.
The input to the algorithm is a Boolean expression . The first step is to preprocess the input Boolean formula and check if there is a non-existent clause or a variable. After the preprocess step, the algorithm checks if there exists any unassigned clause. If no such clause exists, then a satisfiable assignment has been found and the output is returned. Otherwise, the algorithm will select an unassigned variable and assign it with a truth value, either TRUE or FALSE.
Decision step is followed by deduction step. In the deduction step, the algorithm locates each unit clause and makes an assignment to let the unit clause to be true. If there is no unit clause left, then the algorithm will go back to the decision step. After the implied assignment is made for the unit clause, the formula will be evaluated. If the result is UNSAT, a source of conflict c is combined with the function to form a comprehensive function. If the resulting function comprises of the entire state space, it is proven that it is unsatisfiable and UNSAT is returned. Otherwise, the DPLL algorithm will backtrack and undo all the decisions stemmed from the conflict source and restart the process. 
B. iSAT Solver Algorithm
In this work, a nonlinear SAT solver, iSAT has been used since it can handle both linear and nonlinear constraints. It conveniently represents nonlinearity with the use of nonlinear functions instead of approximated linearization methods. It combined the DPLL algorithm with Interval Constraint Propagation (ICP) to tackle problems over real domain.
Interval Constraint Propagation (ICP) locates the region in state space containing all the solutions returned from the algorithm, based on interval arithmetic. The algorithm for iSAT solver is shown in figure 4 . The input to the iSAT solver algorithm is , an expression in Boolean or real domain and a pre-defined threshold , for the interval length control with ICP. If the interval length of a clause is greater than , it is split into two equal parts. The first interval length is then assumed to be the interval length for that clause before testing satisfiability. If the algorithm returns UNSAT for both the interval lengths, a conflict set is determined and added to the existing formula .
If the resulting contains the entire state space, it implies that no solutions exist for the original . If not, the backtracking process from the DPLL algorithm is executed. Unlike DPLL algorithm, the solution given by iSAT solver is a space range containing the point solution, instead of an exact point solution. If the threshold is small enough, the solution can be approximated to the exact point solution. A notable advantage of iSAT solver is that it guarantees unsatisfiability. If the algorithm returns UNSAT, it is proven that no solution to the given exists. This feature is used in this work as explained in later chapters.
IV. DC VERIFICATION
For the DC analysis of any circuit, we need to identify all the stable DC operating points in the circuit. A DC operating point of a circuit is a set of states at which the system converges eventually for constant input and remains in that state. It is possible to have no DC operating points, such as in a ring oscillator, where the state keeps oscillating with time. On the other hand, a circuit can have multiple DC operating points, as in a Schmitt trigger.
Please note that a DC equilibrium point is not the same as a DC operating point. Stability of a DC equilibrium point needs to be tested to validate if it is an operating point. Since this work focuses on the application of SAT solvers for AMS verification, just the identification of equilibrium points will be covered.
A. Device Approximation
SPICE uses device models like Berkeley Short-channel Igfet Models (BSIM3/4), expressed in C or Fortran, which are often complex. Such models cannot be handled by the proposed iSAT Solver, and need to be abstracted to a simpler form. This can be achieved by curve fitting on BSIM models from [12] . A bounded device model is formed in the following form.
Ids Lowerbound(Vgs, Vds, Vsb, P) (1) Ids Upperbound(Vgs, Vds, Vsb, P)
The device model shown by equations (1) and (2) is simpler compared to the complex BSIM models in SPICE, but it is guaranteed to bound the accurate I-V characteristics of the devices. The parameter term, P, from the equations can be eliminated for modeling fixed device parameters, or can be used to model effects of parameter variation. For example, the effect of gate width on the transistor performance can be modeled by plugging it in the bounded model formulae above.
In this work, we only model I-V characteristics of devices, but it can be extended to include the effects of process variations as well.
B. Problem Generation and Solution
Besides having an accurate model for a circuit or a system, it is important to develop an appropriate problem formula to express the desired behavior precisely. The bounded models from equations (1) and (2), along with the Kirchhoff's laws (KVL and KCL), can be used as constraint to generate the expression for . iSAT Solver is used to find a solution to . Since represents approximation of the circuit, the solution to itself is not the solution to the circuit, but it is guaranteed to bound the solution to the circuit.
C. DC Verification Algorithm
The input to the DC verification algorithm shown in figure 5 is a set of boxes obtained from the state space representation in section II. The set of boxes are described as a set of constraints. In the first step, problem formula is constructed and fed to the iSAT solver. As described earlier, iSAT solver will return a point in the state space within the solution for . With the help of pre-defined constraints of the boxes, the box corresponding to the output of the iSAT solve is determined. A constraint is added to the formula , to curtail the box region. The modified is fed again to the iSAT solver to find additional solutions, until the solver returns UNSAT. Since the iSAT output guarantees a lack of solution for UNSAT, it is intuitive that the region occupied by the set of boxes, containing solutions to , is the superset of the solution interval for the circuit. In this work, this region is referred to as the candidate region.
The run-time and the resolution of the candidate region for the circuit are primarily dependent on the size of the boxes. With larger boxes, the candidate region can be found out with much lesser iterations of the iSAT, compared to smaller boxes. However, the candidate region for larger boxes is significantly larger compared to the smaller boxes.
An optimal size needs to be chosen depending on the type of application and its requirements. For instance, for a time-intensive application, larger boxes can be chosen to minimize the run-time, while compromising the resolution.
Next section discusses the transient analysis approach with the help of iSAT solver.
V. TRANSIENT VERIFICATION
Upon finding the DC operating points of the circuit, it is necessary to analyses the transient response of time dependent voltage/ current signal to a given input. Starting from the initial condition, which can be either the DC operating point discussed earlier or a user-defined condition, the DAE solver, DASSL, is used to calculate the next reachable state of the circuit. In the end, the trajectory approximation can be obtained from the given initial condition.
During transient verification, usually a range of initial conditions is taken to observe the dynamic response of the circuit. Naturally, an efficient scheme must be designed to get samples of the initial range of interest. The circuit is then simulated for these samples of the initial range. In this work, transient verification is done with the combination of traditional simulations and SAT solver.
A. Reachability Analysis
In this work, the homogenous boxes obtained in section II are used to represent the reachable space for reachability analysis described in [13] . The number of calls to the iSAT solver depends on the number of boxes in the state space. For increasingly complex circuits, this can significantly affect the run-time performance of the process. To tackle this issue, adjacent boxes in the reachable space can be merged together to reduce the number of calls. The algorithm for merging boxes is shown in figure 6 . Depending on the sequence in which boxes go through the algorithm, either horizontally or vertically, the box-merging outcome could be different.
Once the merged boxes are obtained, reachability analysis is used by iteratively calculating the next reachable space from the current reachable space with the help of DASSL to obtain function F(xk, xk+1) = 0. In function F, xk represents the current state and xk+1 represents the next state. While the solution of transient verification using iSAT solver algorithm is complete, which is a strong advantage over simulation-based techniques, it still cannot compete with the run-time efficiency of traditional simulations. Combining the advantages of both the techniques, an approach is proposed which combines iSAT solver and traditional transient simulations. Transient simulations are used on samples taken from current reachable space boxes, instead of iSAT solver calls. Let us discuss the algorithm in detail.
B. iSAT Sovler + Transient Simulation
The algorithm for transient analysis with iSAT solver and traditional simulations is shown in figure 7 . The input to the algorithm is the current reachable set, which is a set of boxes, Sk. Sk+1, the next reachable space is set to be NULL. A uniform set of samples from each box in the current reachable space is chosen. Using simulations, the next projected point is calculated for each sample point. The union of boxes containing these projected points is the next reachable state space. The remaining unidentifiable space is then determined using the iterative execution of iSAT solver. This way, the number of iteration for iSAT execution is minimized. Set Sk+1 accumulates the solutions after each iteration and returns the next reachable space at the end of the execution. 
A. DC Verification
Ring oscillator is a series of inverters, where the output of the last inverter is fed to the input of the first. It is important to check the stability of equilibrium points of the ring oscillator in order to avoid it being locked in steady state. Figure 8 shows the schematic of an n-stage ring oscillator. Since the carrier mobility of PMOS transistors is 1/3 rd of that of NMOS transistors, if the width of the PMOS transistor is thrice the width of the NMOS transistor, there is an equilibrium point at Vdd/2. Naturally, since the ring oscillator for odd number of stages keeps oscillating, it will not have another equilibrium point. On the other hand, for a ring oscillator with even number of stages, there will intuitively be two additional equilibrium points, i.e. at 0 and Vdd.
For the implementation of the DC verification algorithm in figure 5 , the transistors are modeled using upper/lower bounds and curve fitting of BSIM3 model simulation results. 
The run-time performance of the proposed algorithm is also compared against the algorithm in [14] and [15] in table 1 by varying the number of stages of the oscillator.
It is evident in table 1 that using this method reduces the run-time significantly compared to [14] . The run-time for [15] which uses fixed grid boxes, is less than the proposed method due to simpler algorithm. However, designating a fixed size to each box gives rise to over-approximation. The proposed method minimizes the over-approximation at the cost of runtime and finds an optimal solution. It is thus clear that the selection of largely depends on the type of application and its needs. For instance, smaller value of will result in faster run-time performance for a time-sensitive application.
B. Transient Verification
Tunnel diode oscillator uses tunnel diode operation for obtaining oscillation. We use the reachability analysis algorithm in figure 7 to verify the startup condition of the oscillator. figure 14(b) . The result verifies that the oscillator can generate oscillation for any initial state in the given initial range.
In table 3, we observe the effect of sampling rate on the number of calls to the iSAT solver and the run-time performance. As can be seen, the increase in the sampling rate leads to increase in the number of simulations and the simulation time. The best suitable sampling rate can be found out by observing the trend in the number of calls to the iSAT solver. In this example, sampling rate is the most suitable since the number of calls reaches its minimum value at this sampling rate, thus minimizing the total solution time.
VII. CONCLUSION
In this work, we proposed two primary approaches for analog and mixed-signal circuit verification using satisfiability solver, i.e. DC verification and transient verification. In DC verification, operating points of the circuit are determined using iSAT solver, a nonlinear satisfiability solver. BSIM model data is used with bounding conditions to simplify the system equations. The algorithm is implemented on a ring oscillator with odd and even number of inverters. It is shown that this algorithm reduces the speed-up by approximately 20% compared to [21] and the speedup keeps getting higher with increasing number of stages.
In transient verification, iSAT solver and tradition simulation technique are combined together for transient analysis of a circuit. The simulation technique finds out the next reachable space before the implementation of iSAT solver to find the remaining reachable space. This reduces the number of calls to the solver, thereby making it efficient. The approach is applied on a tunnel diode oscillator and the reachability analysis is demonstrated using the state space graphical representation.
Since a lack of solution in this approach guarantees absence of the solution, it is able to solve NP-complete problems.
